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Abstract—Daily experience with product designers, test and
diagnosis engineers it is realized that the depth of interaction
among them, ought be high for sucessfull diagnosis of analogue
circuits. With this knowledge in mind, a responsibility was
undertaken to choose a popular diagnostic method and define
a systematic procedure that binds together the knowledge of
a product from a design, test and diagnostic engineer. A set
of software utilities was developed that assists in automating
these procedures and in collecting appropriate data for effective
diagnosis of analogue circuits. This paper will discuss the chosen
methodology for diagnosis and the associated procedures for
block-level diagnosis of analogue electronic circuits in detail.
The paper is concluded with an illustration of the methodology
and the related procedures of an industrial automotive voltage
regulator circuit as a representative example.
I. INTRODUCTION
In an analogue product business line, especially the auto-
mobile, the customer demands a defect investigation report
(causes and corrective actions) on a set of returned defective
analogue products within 10 calendar days. Currently business
lines rely on product-specific databases for defects and their
expert knowledge in meeting this tough requirement. For a new
defect or product type, the above requirement can be hardly
met. In this scenario, the business lines are eager to possess an
automated or semi-automated diagnostic methodology or tool
that will timely assist them in localizing the defects in their
products (customer returns, defective devices, etc).
In the past years, test teams have developed several struc-
tural test methods (supply ramp, transient) for analogue cir-
cuits [1]–[3]. These optional test methods have been proven
successful as cheap alternatives to their expensive counter-
parts (specification test), especially at wafer sort. In addition
to these methods, the test-access mechanisms like analogue
test-bus structure and the power-partitioning method, power
scan chain, is expected to provide sufficient test access and
increased test resolution respectively to individual analogue
blocks [4]–[7]. Having laid down such a firm foundation for
an analogue circuit test, both theoretically and experimentally,
it makes sense to take a step further and start investigating the
possibilities of developing a cheap diagnostic methodology for
analogue circuits.
It is clearly recognized that there is an abundance of
automated or semi-automated diagnostic methodologies for
analogue circuits available at academia [8]–[15]. It is unfor-
tunate that none of these methods have captured the attention
of the industry. One of the compelling reasons is a lack of
a systematic procedure to collect appropriate information for
the diagnostic engineer to investigate the defective analogue
products at hand. Ultimately the diagnostic engineer either
relies on defective product databases collected over years or
uses expensive instruments like scanning-electron microscopes
(SEMs), focused ion beam systems (FIBs) etc. to physically
locate the fault.
Comprehending this situation it was decided to focus on a
specific diagnostic methodology and lay down a set of sys-
tematic procedures to capture the knowledge of the analogue
product from design, test and diagnostic engineers. Adhering
to this principle, our diagnostic methodology for analogue
circuits is a two-step process. Hence given a faulty analogue
circuit, at step one, the most likely failing functional block
candidates is deduced. This step is referred to as block-level
diagnosis of the analogue circuit. Once the failing candidate
is known, further diagnostic methods are applied to determine
the failing electronic component in the given candidate. At
step one, only functional test-data information is used, while
at step two, a structural test method is used. The diagnostic
resolution increases as progress is made from step one to step
two. This paper is aimed to describe only step one, the block-
level diagnosis for analogue circuit diagnosis.
Although it is mentioned in the previous paragraph, there
exists several possibilities (analogue test-bus, power scan
chains) to access individual blocks of the analogue system,
it might seem that these possibilities have been overlooked
and an extra step (step one), has been devised to diagnose
the functional blocks of an analogue circuit. However it
is sensible to consider this step because test-access mecha-
nisms and power partitioning schemes are relatively new DFT
methodologies. Although DFT techniques have been proven
to enhance testability and observability of digital integrated
circuits, these DFT techniques have not yet found their place
in any analogue circuits.
II. ANALOGUE CIRCUIT DIAGNOSIS
An analogue circuit is comprised of several functional
blocks. Interactions among these blocks result in the func-
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tionality of the analogue circuit. If one or more blocks are
faulty, though not necessarily directly observable, they will
often affect the functionality of the circuit.
An analogue circuit is tested for its intended specification
more or less hierarchically. Beginning with the contact and
short-circuit tests, the test-set iteratively evaluates each spec-
ification. During each specification test, one or more blocks
are functionally active (depending on the condition of the test),
while in another, some other blocks are active and the rest are
inactive. There are always some blocks that are more active
(in numbers) than others during the full-circuit test. Hence
given the result of a full-circuit test, with sufficient number of
fail scenarios, will enable us to build the intrinsic relationship
between the different functional blocks of the circuit. This will
be referred to as model building, where the relationship among
the various blocks of the circuit, seen as a black box, are
modeled by observing the response of the circuit to various test
conditions and stimuli. However, it should be borne in mind
that only an expert could provide us with the test information
and the relationship of the test to the intended block-level or
circuit-level specification. Hence, the model building system,
the model builder, takes inputs from an expert, preferably a test
engineer, to build a model of the analogue circuit. Essentially
the model builder takes two major inputs: (i.) functional blocks
of the circuit and associated test specification (ii.) no-stop on
fail functional (specification) test data from a sufficiently large
number of defective samples of the analogue product, and
outputs of a Bayesian Belief Network (BBN) model [16] of the
circuit. In diagnostic mode, a BBN circuit model takes the test
data from an arbitrary defective device and returns an ordered
list of the most probable fail functional blocks (candidates). It
uses the knowledge of the functional blocks and dependencies
among the blocks of the circuit to infer the candidates.
III. BAYESIAN BELIEF NETWORK
A Bayesian Belief Network (BBN) [16] provides an in-
tuitive graphical visualization of knowledge including the
interactions among the various sources of uncertainty. A BBN
is a directed acyclic graph of nodes representing variables and
arcs embodying probabilistic dependency relations among the
variables [16].
A BBN defines various events, the dependencies between
them (structure), and the conditional probabilities involved
in those dependencies (parameter). A BBN can use this
information to calculate the probabilities of various possible
causes leading to the actual cause of an event. Essentially BBN
utilizes the Bayes theorem to compute these probabilities.
A. Bayesian Belief Network Circuit Modeling
A BBN circuit modeling comprises two parts, namely the
structure modeling and parameter modeling. In the following
paragraphs the information and operations required to model
the two parts are discussed using a hypothetical analogue
circuit shown in Fig. 1a. The circuit consists of four functional
blocks namely, Block-1, Block-2, Block-3 and Block-4. Two
inputs, one each to Block-1 and Block-2, is driven by the
circuit. Internal to the circuit are the output of Block-1 that
drives Block-2 and Block-3. Similarly, Block-3 is an internal
non-observable block that drives Block-4. The overall output
of the circuit is available at the output of Block-4.
(a) Circuit (b) BBN Structure
Fig. 1. A hypothetical analogue circuit and its BBN structural model
1) BBN Structural Modeling: To build a BBN structure of
an analogue circuit, the first step is to identify the model
variables (functional blocks) including their functional type
(observable, controllable, etc.). The next step is to define all
possible states for each of the model variables. A state is a pre-
defined parameter of the model variable bounded by a lower
and an upper value. For all controllable and observable nodes
the test specification can define the states of the model vari-
ables, while for the other nodes, the design knowledge can be
sufficient to define their states. The final step is to construct the
dependency graphs among these model variables representing
the cause-effect relationship, depicted as a directed acyclic
graph) . All these steps together constitute the Bayesian Belief
Network structure modeling of an analogue circuit. For the
hypothetical circuit shown in Fig. 1a, the model variables and
their functional types are shown in Table I.
TABLE I
MODEL FUNCTIONAL TYPE
Model Type Remarks
Block 1 CONTROL Controllable node
Block 4 OBSERVE Observable node
Block 2 CONTROL/ Controllable and
OBSERVE Observable node
Block 3 NOT CONTROL/ Neither Controllable nor
OBSERVE Observable node
Similarly, Table II shows all usable states (States) for
each of the model variables along with their lower (LLimit)
and upper (ULimit) limits. The dependency graphs among
the model variables for the hypothetical analogue circuit is
depicted in Fig. 1b.
2) BBN Parameter Modeling: Once the BBN structure
modeling is completed, the conditional probabilities among
TABLE II
MODEL VARIABLES STATE DEFINITIONS
Block States LLimit (units) ULimit (units) Remarks
Block-1 0 LL blk1 0 UL blk1 0 Non-Operational
1 LL blk1 1 UL blk1 1 Operational-I
2 LL blk1 2 UL blk1 2 Operational-II
Block-2 0 LL blk2 0 UL blk2 0 Non-Operational
1 LL blk2 1 UL blk2 1 Operational
Block-3 0 LL blk3 0 UL blk3 0 Non-Operational
1 LL blk3 1 UL blk3 1 Operational
Block-4 0 LL blk4 0 UL blk4 0 Non-Operational
1 LL blk4 1 UL blk4 1 Operational
the model variables are determined. This is called BBN
parameter modeling. A conditional probability table specifies
the probability of a dependent model variable (child) being in
a certain state assuming its parent model variable to be in a
one of its usable state. This table are either built automatically
or constructed from the knowledge of a domain (product) ex-
pert. To enable automated parameter modeling, functional test
data information is required. Functional test-data information
collected from failing and/or passing devices, usually from
several thousands devices, form cases for parameter learning.
We have developed tools to automate the generation of cases
from test data. A learning algorithm, e.g. Expectation Maxi-
mization or Conjugate Gradient [17], uses case information to
determine the conditional probabilities among the dependency
parameters.
TABLE III
CONDITIONAL PROBABILITY: BLOCK-1, BLOCK-2 AND BLOCK-1,
BLOCK-3
Block-2 Block-3
Block-1 State: 0 State: 1 State: 0 State: 1
State: 0 P blk21 00 1-P blk21 00 P blk31 00 1-P blk31 00
State: 1 P blk21 01 1-P blk21 01 P blk31 01 1-P blk31 01
State: 2 P blk21 02 1-P blk21 02 P blk31 02 1-P blk31 02
TABLE IV
CONDITIONAL PROBABILITY: BLOCK-3, BLOCK-4
Block-4
Block-3 State: 0 State: 1
State: 0 P blk43 00 1-P blk43 00
State: 1 P blk43 01 1-P blk43 01
The conditional probability table for Block-1, Block-2 and
Block-1, Block-3 is shown in Table III. The tables specifies
the probabilities of block-2 and block-3 being in all potential
usable states, given the assumption that Block-1 is fixed in
one of its defined states. A similar table for Block-3, Block-4
is shown in Table IV.
3) Dlog2BBN: Dlog2BBN is the name of the model builder
developed to assist a design and test engineer to build a
BBN circuit model of an analogue circuit. Together with the
information about model variables, functional types, usable
states and test definitions of the analogue circuit, the model
builder Dlog2BBN, converts ATE test files into cases for model
parameter modeling.
B. Bayesian Belief Network Circuit Model and Block Level
Diagnosis
A Bayesian Belief Network circuit model update the con-
ditional probabilities of the states for all other model vari-
ables given a condition (state) to a specific model. These
probabilities are updated using Bayes theorem [16]. Hence, in
diagnostic mode, given the test-data information of a failing
analogue device, the BBN circuit model gathers the current
states of the controllable, observable blocks and automati-
cally updates the probabilities of the remaining blocks in
the model. The BBN circuit model that is embedded into
a commercial BBN diagnostic engine Netica [18] is used
to update the conditional probability tables. At every stage
the BBN circuit model automatically updates the probabilities
for all conditional model variables. The block that has the
highest likelihood of failure is inferred manually from updated
conditional probabilities of the model variables.
IV. EXAMPLE OF BLOCK LEVEL DIAGNOSIS:
VOLTAGE REGULATOR CIRCUIT
This section describes the application of the BBN circuit
model for block-level diagnosis of an industrial circuit. The
circuit is a multiple-output voltage regulator with a built-in
power switch and ignition buffer. By using simple electrolytic
capacitors, the regulator outputs remain stable under almost
any conditions. This family of regulators uses a complemen-
tary bipolar fabrication process to integrate many features such
as reverse-polarity protection, low quiescent current perfor-
mance and excellent stability. Fig. 2 depicts the functional
block schematic of the multiple-output voltage regulator. The
following sections will cover the modeling aspects, structure
as well as parameter, and a few diagnostic test cases as an
example.
A. BBN Structure Modeling of the Voltage Regulator Circuit
The functional blocks of the voltage regulator identified as
the model variables for BBN structure modeling is shown
in Table V. Since the functional blocks, ignition-buffer and
reset-delay have preliminary diagnostic tests, they have not
been identified as model variables. For each functional block,
Ckt.Ref is the reference location of the block in Fig. 2.
Model variable, vx, represents the or-functionality of the enblx
inputs, while the model variable, hcbg, is not depicted in
the functional block diagram. The dependencies among these
variables are depicted in Fig. 3. For parameter modeling, the
product designer initially provided a rough estimate of the
conditional probability tables for all circuit model variables.
The Dlog2BBN tool generated cases from 70 failed voltage-
regulator products. These cases were used for fine-tuning the
conditional probability tables.
B. Diagnostic Case Study
One of the main goals of the diagnostic case study is to
validate the BBN methodology for block-level diagnosis of
analogue circuits, its associated model building and the au-
tomated case generating procedures. For this purpose, several
Fig. 2. Functional Block Schematic of the multiple output voltage regulator
TABLE V
BBN MODEL VARIABLES OF VOLTAGE REGULATOR CIRCUIT
MVar. Ckt. Ref. Type
vp1 1 CONTROL
vp1x 1 CONTROL
vp2 2 CONTROL
enb13 pin 3 CONTROL
enb4 pin 4 CONTROL
enbsw pin 5 CONTROL
sw 6 OBSERVE
reg1 7 OBSERVE
reg2 8 OBSERVE
reg3 9 OBSERVE
reg4 10 OBSERVE
enbsw 11 NOT CONTROL/OBSERVE
lcbg 12 NOT CONTROL/OBSERVE
warnvpst 13 NOT CONTROL/OBSERVE
enblSen 14 NOT CONTROL/OBSERVE
vx – NOT CONTROL/OBSERVE
hcbg – NOT CONTROL/OBSERVE
enb4 15 NOT CONTROL/OBSERVE
enb13 16 NOT CONTROL/OBSERVE
fail scenarios of the voltage regulator product were selected
and failing candidate blocks were identified using the BBN
circuit model. Table VI shows five arbitrarily chosen diagnos-
tic case studies formed out of well-known fail scenarios of the
product. For each diagnostic case studies, the test conditions
are the states of the controllable blocks and the responses
are the states of the observable blocks. Table VII shows the
detailed diagnostic report for all cases with all the model
variables (Blocks), their usable states, the corresponding lower
(LL. Volts) and upper (UL. Volts) voltages limits for each
states and their definitions (Remarks). The probabilistic values
in percentages, of a block being in a particular state, with
conditional probabilistic states of other blocks are shown in
Fig. 3. BBN Model Variables and Structural Dependencies of the Voltage
Regulator
the remaining columns. The initial probabilistic states (Init.
prob.%) are the states of the blocks after parameter learning.
All other columns (d1, d2, d3, d4, and d5) show the updated
probabilities for each diagnostic case, given the states of the
controllable and observational blocks. With the knowledge of
probability values for all non-observable blocks, in combina-
tion with parent-child relationships among the model variables,
a common parent block can be iteratively deduced to finally
result in a fewer number of possible failing functional block
candidates that have the highest likelihood in explaining the
observed failure in the circuit. For all diagnostic cases, the
procedure to deduce the candidate list from the probability
tables is shown in Table VII and discussed below. In all cases,
the failing functional block candidate(s) are correlated to the
ones selected by the diagnostic expert.
TABLE VI
SUMMARISING DIAGNOSTIC CASE STUDIES AND RESULTS
Case Controllable State Observable State Fail
blocks blocks blocks
d1 vp1 2 reg1 0 warnpst
vpx 4 reg2 1 hcbg
vp2 2 reg3 0
enb13 pin 1 reg4 0
enb4 pin 1 sw 0
enbsw pin 1
d2 vp1 2 reg1 0 enb13
vpx 4 reg2 1
vp2 2 reg3 0
enb13 pin 1 reg4 1
enb4 pin 1 sw 2
enbsw pin 1
d3 vp1 1 reg1 0 warnpst
vpx 3 reg2 1
vp2 1 reg3 0
enb13 pin 1 reg4 0
enb4 pin 1 sw 0
enbsw pin 1
d4 vp1 2 reg1 0 lcbg
vpx 4 reg2 0
vp2 2 reg3 0
enb13 pin 3 reg4 0
enb4 pin 3 sw 0
enbsw pin 3
d5 vp1 2 reg1 1 enbsw
vpx 4 reg2 1
vp2 2 reg3 1
enb13 pin 1 reg4 1
enb4 pin 1 sw 0
enbsw pin 1
1) Case d1: The updated probability table shows all the
enable model variables, enb4, enb13 and enbsw are non-
functional, as they indicate higher probability values for non-
active state. The suspicion then falls back to their parent
model variable, warnvpst. Further backward iteration indicates
two parent model variables, lcbg and hcbg, Fig. 3. The
probability values indicate a functioning lcbg (98.2%), but
a lesser probablistically (59.2%) functioning hcbg. Hence it
can be concluded from the given test conditions and observed
failure that out of eight non-observable model variables two,
warnvpst and hcbg belong to the suspect list.
2) Case d2: Deducing the fail candidate list for this case is
straight forward. The model variable enb 13 indicates a higher
probablity value of 97.7% to be in the non-active state.
3) Case d3: This case is similar to case d1. However the
parent model variable hcbg, indicates a higher probability of
(70.9%) functioning . Hence the fail candidate is the model
variable warnvpst.
4) Case d4: Following the steps as in case d1, the suspect
list is initially filled by two model variable lcbg and hcbg.
However following the structural dependency loop among the
model variables lcbg, enbSen and hcbg, it is clear that the lcbg
is the suspect block.
5) Case d5: For this case, the probability table indicates the
probability value of the model variable enbsw, being in non-
active state is 93.5%, making this variable the only suspect
candidate for the observed failure.
V. CONCLUSIONS
A systematic procedure to construct a Bayesian Belief Net-
work to model an analogue circuit for diagnosis was described.
Design and test specification of the product in combination
with actual fail information were used to construct the model.
Tools were developed to automate the case generation from
ATE fail logs. The advantages of combining these information
together in the modeling framework, often result in fabricating
a model that authentically represents the circuit. A industrial
voltage regulator circuit was modeled following the procedure
and diagnostic case studies successfully validated the Bayesian
block-level diagnosis method and the procedure.
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DIAGNOSTIC CASE STUDIES: MODEL VARIABLES STATE PROBABILITIES
MVar. State LL.(Volts) UL.(Volts) Remarks Init.(%) d1.(%) d2.(%) d3.(%) d4.(%) d5.(%)
vp1 0 0.0 4.0 low level 20.0 0.0 0.0 0.0 0.0 0.0
1 4.0 7.5 intermediate level 59.9 0.0 0.0 100.0 0.0 0.0
2 7.5 14.4 nominal level 20.0 100.0 100.0 0.0 100.0 100.0
3 14.4 100.0 loaddump level 0.1 0.0 0.0 0.0 0.0 0.0
vp1x 0 0.0 4.0 bad state 20.0 0.0 0.0 0.0 0.0 0.0
1 4.0 5.0 off state 20.0 0.0 0.0 0.0 0.0 0.0
2 5.0 6.5 off-up/on-down 20.0 0.0 0.0 0.0 0.0 0.0
3 6.5 7.5 on state 20.0 0.0 0.0 100.0 0.0 0.0
4 7.5 100.0 on state 20.0 100.0 100.0 0.0 100.0 100.0
vp2 0 0.0 3.5 low level 20.0 0.0 0.0 0.0 0.0 0.0
1 4.75 6.0 intermediate level 59.9 0.0 0.0 100.0 0.0 0.0
2 6.0 14.4 nominal level 20.0 100.0 100.0 0.0 100.0 100.0
3 14.4 100.0 loaddump level 0.1 0.0 0.0 0.0 0.0 0.0
enb13 pin 0 0.9 1.9 bad state 20.0 0.0 0.0 0.0 0.0 0.0
1 0.4 2.4 good state 20.0 100.0 100.0 100.0 0.0 100.0
2 0.0 0.9 bad state 20.0 0.0 0.0 0.0 0.0 0.0
3 2.4 100.0 good state 20.0 0.0 0.0 0.0 100.0 0.0
4 0.0 0.0 ground 20.0 0.0 0.0 0.0 0.0 0.0
enb4 pin 0 0.9 1.9 bad state 20.0 0.0 0.0 0.0 0.0 0.0
1 0.4 2.4 good state 20.0 100.0 100.0 100.0 0.0 100.0
2 0.0 0.9 bad state 20.0 0.0 0.0 0.0 0.0 0.0
3 2.4 100.0 good state 20.0 0.0 0.0 0.0 100.0 0.0
4 0.0 0.0 ground 20.0 0.0 0.0 0.0 0.0 0.0
enbsw pin 0 0.9 1.9 bad state 20.0 0.0 0.0 0.0 0.0 0.0
1 0.4 2.4 good state 20.0 100.0 100.0 100.0 0.0 100.0
2 0.0 0.9 bad state 20.0 0.0 0.0 0.0 0.0 0.0
3 2.4 100.0 good state 20.0 0.0 0.0 0.0 100.0 0.0
4 0.0 0.0 ground 20.0 0.0 0.0 0.0 0.0 0.0
sw 0 0.0 8.0 short circuit 73.6 100.0 0.0 100.0 100.0 100.0
1 8.0 13.5 normal mode 9.09 0.0 0.0 0.0 0.0 0.0
2 13.5 16.0 clamp level 16.3 0.0 100.0 0.0 0.0 0.0
3 16.0 100.0 others 1.00 0.0 0.0 0.0 0.0 0.0
reg1 0 0.0 8.0 switch off/defect 80.2 100.0 100.0 100.0 100.0 0.0
1 8.0 9.0 in regulation 18.4 0.0 0.0 0.0 0.0 100.0
2 9.0 500.0 out of regulation 1.20 0.0 0.0 0.0 0.0 0.0
3 -1.0e-7 -1.0e-3 negative voltage 0.15 0.0 0.0 0.0 0.0 0.0
reg2 0 0.0 4.75 out of regulation 27.7 0.0 0.0 0.0 100.0 0.0
1 4.75 5.25 in regulation 51.6 100.0 100.0 100.0 0.0 100.0
2 5.25 500.0 out of regulation 20.0 0.0 0.0 0.0 0.0 0.0
3 -1.0e-7 -1.0e-3 negative voltage 0.66 0.0 0.0 0.0 0.0 0.0
reg3 0 0.0 4.75 out of regulation 89.9 100.0 100.0 100.0 100.0 0.0
1 4.75 5.25 in regulation 8.36 0.0 0.0 0.0 0.0 100.0
2 5.25 500.0 out of regulation 1.55 0.0 0.0 0.0 0.0 0.0
3 -1.0e-7 -1.0e-3 negative voltage 0.23 0.0 0.0 0.0 0.0 0.0
reg4 0 0.0 3.14 out of regulation 80.8 100.0 0.0 100.0 100.0 0.0
1 3.14 3.46 in regulation 13.1 0.0 100.0 0.0 0.0 100.0
2 3.46 500.0 out of regulation 5.62 0.0 0.0 0.0 0.0 0.0
3 -1.0e-7 -1.0e-3 negative voltage 0.48 0.0 0.0 0.0 0.0 0.0
lcbg 0 0.0 1.1 non operational 27.7 1.78 0.0 10.3 58.2 0.0
1 1.1 1.3 nominal operating 57.7 98.2 100.0 89.6 41.5 100.0
2 1.3 14.4 non operational 13.6 0.01 0.0 0.05 0.78 0.0
3 14.4 100.0 short circuit 0.90 0.02 0.0 0.004 0.19 0.0
enbsw 0 0.0 2.5 non-active 80.8 83.7 0.33 99.3 94.9 93.5
1 2.5 100.0 active 19.2 16.3 99.7 0.67 5.10 6.47
warnvpst 0 0.0 2.5 off 53.3 40.8 0.0 98.1 94.8 0.0
1 2.5 100.0 on 46.7 59.2 100.0 1.88 5.2 100.0
enblSen 0 0.0 2.5 non-active 35.7 4.17 0.78 10.7 53.6 0.67
1 2.5 100.0 active 64.3 95.8 99.2 89.3 46.4 99.3
vx 0 0.0 1.1 bad state 17.5 1.36 0.76 1.01 1.04 0.72
1 1.1 100.0 good state 82.5 98.6 99.2 99.0 99.0 99.3
hcbg 0 0.0 1.1 bad state 41.4 42.4 7.31 29.1 66.4 5.26
1 1.1 100.0 good state 58.6 57.6 92.7 79.9 33.6 94.7
enb4 0 0.0 2.5 non-active 80.7 85.3 0.07 99.4 94.9 0.07
1 2.5 100.0 active 19.3 14.7 99.9 0.61 5.06 99.9
enb13 0 0.0 2.5 non-active 77.0 89.5 97.7 99.2 93.1 0.0
1 2.5 100.0 active 23.0 10.5 2.34 0.84 6.90 100.0
